

Q. P. Code: 03674

(3 Hours) Total Marks: 80

**N.B.**: 1) Question No.1 is **compulsory.** 2) Attempt any **three** the remaining five questions. 3) Answer to sub-questions should be grouped together. 1. (a) What is flipflop? Explain working of JK flipflop (05)Simplify the following expression using K-maps (b) (05) $F(A,B,C,D) = \sum (1,7,10,13,14) + d(0,5,8,15)$ Compare SRAM and DRAM (05)(c) (d) Explain principle and structure of cache memory (05)Explain bus interconnection structures. Explain bus arbitration? 2. (a) (10)Explain different addressing mode (b) (10)Explain Programmed I/o, Interrupt I/O and DMA (10)3. (a) Explain six stage instruction pipelining with suitable diagram (10)Explain superscalar organization and discuss the (a) 4. various (10)superscalar instruction Issue Policies What is RAID? Explain any three levels of RAID (b) (10)Explain the different organization of multicore processors 5. (a) (10)List and explain the different addressing modes (10)6. Write Short note on (any four) **(20)** (a) Register Organization (b) 1:4 Demultiplexer (c) Flynn's classification (d) Micro programmed and Hard wired control RISC and CISC architectures (e)