

(3 Hours)

[Total Marks: 80]

- N.B. :**
- 1) Question No.1 is **compulsory**.
  - 2) Attempt any **three** from the remaining five questions.
  - 3) Answer to sub-questions should be grouped together.

- Q1. (a) What are multiplexers? Devise a 4:1 multiplexer using basic gates. (10)
- (b) Discuss the role of MAR and MBR in instruction execution. (10)
- (c) Simplify the circuit represented by the following expression using Karnaugh's Map (10)
- $$F(A, B, C, D) = \Sigma(1, 3, 7, 8, 10, 11, 14, 15)$$
- (d) Discuss the working of R-S flip flop. (10)
- Q2. (a) What are cache memories. Explain the organisation of cache memory in detail. (10)
- (b) Discuss the basic functions of a Control Unit. Explain the organisation of a control unit with its block diagram. (10)
- Q3. (a) What is instruction pipelining? Explain the 4 stage Instruction pipelining with an example. Comment on how are branches handled. (10)
- (b) Explain the Organisation of an I/O module. Discuss the Interrupt Driven I/O and DMA techniques. (10)
- Q4. (a) What are RAID? Explain all RAID levels with appropriate diagrams. List the advantages and disadvantages of each RAID level. (10)
- (b) Discuss various addressing modes used in instruction design. Give relevant examples of each. (10)
- (c) What is a Bus? Explain various bus interconnection structures. (10)
- (d) Discuss memory hierarchy in brief. Explain in detail the structure and working of SRAM. (10)
- Write short notes on any four of the following (20)
- (i) Binary Counter
  - (ii) Flynn's taxonomy
  - (iii) RISC vs CISC
  - (iv) Full Adder
  - (v) Instruction Cycle State Diagram.